| Table of Contents |
|---|
Important information
This document applies exclusively to the configuration of the NG-LARGE FPGA referenced NX1H140TSP.
...
Maximum user logic configuration (100%) | 24.43Mb |
Medium configuration (70%) | 17.10Mb |
Small configuration (50%) | 12.22Mb |
D-Flip-Flop initialization (1) (129024) | 1b/D-Flip-Flop |
Core RAM initialization (2) (192 instances) | 96.06Kb/RAM block |
Core Register File initialization (2) (672 instances) | 3.03Kb/Register File |
CMIC | 64.15Kb |
Total | 44.53Mb |
In a typical design the user can give – or not - an initial value to Flip-Flops at power-up. Reducing the number of initialized Flip-Flops contributes to reduce the bitstream size.
Core RAM and/or Core Register file can also be initialized – or not - at power-up. Reducing the number of initialized memories contributes to reduce the bitstream size.
Most applications do not require to initialize all memories.
...
Table: NG-LARGE NX1H140TSP configuration modes
Multiple devices addressing
Thanks to Device ID feature in the Bitstream Manager, it is possible to connect multiple devices on the same bus and load a bitstream only to the desired device.
In broadcast mode (0xFF), all connected devices will load the bitstream in the configuration memory.
...
Bitstream Device ID is set during bitstream generation. It is 8 bits large.
Chip Device ID is set by external pins. It is only 4 bits large.
Configuration modes usage
...