...
Heraafter a table of all available nxpython commands and the context they affect:
Méthod | Project | Synthesize | Place & Route | Bitstream | STA | Simulation |
addBank |
|
|
| X |
|
|
addBanks |
|
|
| X |
|
|
addBlackBox |
| X |
|
|
|
|
addDSPLocation |
|
| X |
|
|
|
addFalsePath |
|
|
|
| X | X |
addFile | X |
|
|
|
|
|
addFiles | X |
|
|
|
|
|
addIP | X |
|
|
|
|
|
addMappingDirective |
| X |
|
|
|
|
addMaxDelayPath |
|
|
|
| X | X |
addMemoryInitialization |
|
|
| X |
|
|
addMinDelayPath |
|
|
|
| X | X |
addModule |
| X |
|
|
|
|
addMulticyclePath |
|
|
|
| X | X |
addPLLLocation |
|
| X |
|
|
|
addPad |
| X | X |
|
|
|
addPads |
| X | X |
|
|
|
addParameter | X |
|
|
|
|
|
addParameters | X |
|
|
|
|
|
addPin |
| X | X |
|
|
|
addPins |
| X | X |
|
|
|
addRAMLocation |
|
| X |
|
|
|
addRingLocation |
|
| X |
|
|
|
addRingLocations |
|
| X |
|
|
|
addVerilogIncludeDirectories | X |
|
|
|
|
|
addVerilogIncludeDirectory | X |
|
|
|
|
|
addVlogDefine | X |
|
|
|
|
|
addVlogDefines | X |
|
|
|
|
|
addWFGLocation |
|
| X |
|
|
|
adjustAperture |
|
| X |
|
|
|
applySdcFile | X |
|
|
|
|
|
clearBanks | X |
|
|
|
|
|
clearPLLs | X |
|
|
|
|
|
clearPads | X |
|
|
|
|
|
clearPins | X |
|
|
|
|
|
clearWFGs | X |
|
|
|
|
|
confineModule |
|
| X |
|
|
|
constrainModule |
| X | X |
|
|
|
constrainPath |
| X | X |
|
|
|
createAnalyzer |
|
|
|
| X |
|
createClock |
|
|
|
| X |
|
createGeneratedClock |
|
|
|
| X |
|
createObstruction |
|
| X |
|
|
|
createRegion |
|
| X |
|
|
|
createSimulator |
|
|
|
|
| X |
destroy | X |
|
|
|
|
|
destroyObstruction | X |
|
|
|
|
|
destroyRegion | X |
|
|
|
|
|
developCKGs |
|
|
|
| X |
|
exportAsIPCore | X |
|
|
|
|
|
exportRegions | X |
|
|
|
|
|
exportSites | X |
|
|
|
|
|
generateBitstream |
|
|
| X |
|
|
generateSTANetlist | X |
|
|
|
|
|
getDirectory | X |
|
|
|
|
|
getLowskewSignals | X |
|
|
|
|
|
getTimingUnit | X |
|
|
|
|
|
getTopCellName | X |
|
|
|
|
|
getVariantName | X |
|
|
|
|
|
initRegister |
|
|
| X |
|
|
limitLowskew |
|
| X |
|
|
|
listAvailableLocations | X |
|
|
|
|
|
load | X |
|
|
|
|
|
modifyRegion |
|
| X |
|
|
|
place | X |
|
|
|
|
|
progress | X |
|
|
|
|
|
rejectLowskew |
|
| X |
|
|
|
removeFile | X |
|
|
|
|
|
removeFiles | X |
|
|
|
|
|
reportDesignComplexity | X | |||||
reportInstances | X |
|
|
|
|
|
reportLowskewSignals | X |
|
|
|
|
|
reportPorts | X |
|
|
|
|
|
reportRegions | X |
|
|
|
|
|
reportRegisters | X |
|
|
|
|
|
resetTimingConstraints | X |
|
|
|
|
|
route | X |
|
|
|
|
|
save | X |
|
|
|
|
|
setAnalysisConditions |
|
|
|
| X |
|
setAperture |
|
| X |
|
|
|
setCaseAnalysis |
|
|
|
| X |
|
setClockGroup |
|
|
|
| X |
|
setDescription | X |
|
|
|
|
|
setDeviceID |
|
|
| X |
|
|
setDirectory | X |
|
|
|
|
|
setFalsePath |
|
|
|
| X |
|
setFocus |
|
| X |
|
|
|
setGCKCount |
|
| X |
|
|
|
setInputDelay |
|
|
|
| X |
|
setMaxDelay |
|
|
|
| X |
|
setMinDelay |
|
|
|
| X |
|
setMulticyclePath |
|
|
|
| X |
|
setOption | X |
|
|
|
|
|
setOptions | X |
|
|
|
|
|
setOutputDelay |
|
|
|
| X |
|
setSite |
|
| X |
|
|
|
setTimingUnit | X |
|
|
|
|
|
setTopCellName | X |
|
|
|
|
|
setVariantName | X |
|
|
|
|
|
synthesize | X |
|
|
|
|
|
translateAperture |
|
| X |
|
|
|
General commands
This chapter presents the general purpose commands. These commands do not need any object to be called as they are directly defined in the nxmap module.
...
| Note |
|---|
Merging a register into the pad (DFR using instead of DFF) can be rejected for one of the following reasons:
|
When a key is not in the dictionary, its value is set to default, i.e. 0 for inputDelayLine/outputDelayLine/signalSlope/outputCapacity and False for all the boolean arguments.
...
| Code Block | ||
|---|---|---|
| ||
project.setAperture(6,8,14,12) project.ajustAperture(2,3,2,2) pproject.createRegion('region_0',7,8,9,10) project.ajustAperture('region_0',2,3,2,2) |
...
| Code Block | ||||
|---|---|---|---|---|
| ||||
project = createProject()
project.load('/home/user/example/vhdl/simple/routed.nym')
pproject.setDeviceID(10) #Set Device ID to 0xA
project.generateBitstream('bitstream.nxb') |
...
| Code Block | ||
|---|---|---|
| ||
project.addFiles('work', ['sub_modul_0.vhd', 'sub_modul_1.vhd'])
project.removeFiles('work', ['sub_modul_0.vhd', 'sub_modul_1.vhd']) |
reportDesignComplexity(html_file)
This method reports the design complexity, clock domain by clock domain, indicating the logic depth for all paths of the design and illustrates it with a chart in HTML format:
Name | Type | Description |
html_file | string | output HTML file name. |
Example:
| Code Block |
|---|
project.reportDesignComplexity('design_complexity.html') |
The output HTML file looks like:
...
| Anchor | ||||
|---|---|---|---|---|
|
...
Output:
| Anchor | ||||
|---|---|---|---|---|
|
...
reportLowskewSignals(logfile)
This method reports the lowskew signals:
Name | Type | Description |
logfile | string | path to the logfile to report (without .log extension). |
Example:
| Code Block |
|---|
project.reportLowskewSignals('lowskew_report') |
...
This method is used to specify the position of the focus for the whole design or just a region.
The focus can only be edited before the execution of Place flow steps.
...